Skip to content

Actions: unicorn-engine/unicorn

Actions

Zig Build

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
zigbuild.yml
291 workflow runs
291 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
fix: riscv PC advance for compressed instructions and fetch faults Zig Build #1079: Pull request #2400 synchronize by Kreijstal
Action required Kreijstal:fix/riscv-exception-pc-advance
Kreijstal:fix/riscv-exception-pc-advance
Action required
fix: riscv PC advance for compressed instructions and fetch faults Zig Build #1078: Pull request #2400 synchronize by Kreijstal
Action required Kreijstal:fix/riscv-exception-pc-advance
Kreijstal:fix/riscv-exception-pc-advance
Action required
fix: riscv PC advance for compressed instructions and fetch faults Zig Build #1077: Pull request #2400 synchronize by Kreijstal
Action required Kreijstal:fix/riscv-exception-pc-advance
Kreijstal:fix/riscv-exception-pc-advance
Action required
fix: riscv PC advance for compressed instructions and fetch faults Zig Build #1076: Pull request #2400 opened by Kreijstal
Action required Kreijstal:fix/riscv-exception-pc-advance
Kreijstal:fix/riscv-exception-pc-advance
Action required
target/i386: Mark VPERMILPS as not valid with prefix 0 Zig Build #1075: Pull request #2399 opened by unknown-1-0
8m 15s unknown-1-0:i386-qemu-7.2.22-fix-vpermilps
unknown-1-0:i386-qemu-7.2.22-fix-vpermilps
8m 15s
feat: add x86 RDRAND instruction hook Zig Build #1074: Pull request #2398 synchronize by Jvlegod
9m 40s Jvlegod:feature/x86-rdrand-hook
Jvlegod:feature/x86-rdrand-hook
9m 40s
feat: add x86 RDRAND instruction hook Zig Build #1073: Pull request #2398 synchronize by Jvlegod
2m 33s Jvlegod:feature/x86-rdrand-hook
Jvlegod:feature/x86-rdrand-hook
2m 33s
feat: add x86 RDRAND instruction hook Zig Build #1072: Pull request #2398 synchronize by Jvlegod
1m 53s Jvlegod:feature/x86-rdrand-hook
Jvlegod:feature/x86-rdrand-hook
1m 53s
feat: add x86 RDRAND instruction hook Zig Build #1071: Pull request #2398 opened by Jvlegod
10m 0s Jvlegod:feature/x86-rdrand-hook
Jvlegod:feature/x86-rdrand-hook
10m 0s
riscv: keep mstatus.MPP=M after mret on harts without U-mode Zig Build #1070: Pull request #2396 opened by carlosqwqqwq
Action required carlosqwqqwq:fix/riscv-mret-mpp-no-u
carlosqwqqwq:fix/riscv-mret-mpp-no-u
Action required
riscv: gate D-width atomic translators on the A extension Zig Build #1069: Pull request #2395 opened by carlosqwqqwq
Action required carlosqwqqwq:fix/riscv-dwidth-atomic-a-gate
carlosqwqqwq:fix/riscv-dwidth-atomic-a-gate
Action required
riscv: reject odd instruction addresses at fetch time Zig Build #1068: Pull request #2394 opened by carlosqwqqwq
Action required carlosqwqqwq:fix/riscv-odd-pc-reject
carlosqwqqwq:fix/riscv-odd-pc-reject
Action required
riscv: gate fsgnj.d/fmv.d on FPU and D extension Zig Build #1067: Pull request #2393 opened by carlosqwqqwq
Action required carlosqwqqwq:fix/riscv-fsgnj-d-ext-gate
carlosqwqqwq:fix/riscv-fsgnj-d-ext-gate
Action required
riscv: gate counter CSRs on mcounteren at every priv version Zig Build #1066: Pull request #2392 opened by carlosqwqqwq
Action required carlosqwqqwq:fix/riscv-counter-csr-mcounteren
carlosqwqqwq:fix/riscv-counter-csr-mcounteren
Action required
target/i386: Decode group 3 /1 instructions as TEST Zig Build #1065: Pull request #2353 synchronize by unknown-1-0
9m 19s unknown-1-0:i386-decode-modrm-reg-1-in-group-3-as-test
unknown-1-0:i386-decode-modrm-reg-1-in-group-3-as-test
9m 19s
arm: Add missing hflag update after writing PSTATE Zig Build #1064: Pull request #2386 opened by phverg
Action required phverg:fix-aarch64-pstate-hflags
phverg:fix-aarch64-pstate-hflags
Action required
tests: pre-translate the tb in arm_movr12_hang Zig Build #1063: Pull request #2385 synchronize by retrocpugeek
Action required retrocpugeek:fix/movr12-hang-flake
retrocpugeek:fix/movr12-hang-flake
Action required
tests: pre-translate the tb in arm_movr12_hang Zig Build #1062: Pull request #2385 opened by retrocpugeek
Action required retrocpugeek:fix/movr12-hang-flake
retrocpugeek:fix/movr12-hang-flake
Action required
fix: preserve riscv trap pc Zig Build #1061: Pull request #2384 opened by Jvlegod
6m 35s Jvlegod:fix-riscv-intr-pc
Jvlegod:fix-riscv-intr-pc
6m 35s
fix: zero-extend tricore ld.bu(#2348) Zig Build #1060: Pull request #2381 synchronize by Jvlegod
7m 55s Jvlegod:fix/tricore-ld-bu-preinc
Jvlegod:fix/tricore-ld-bu-preinc
7m 55s
handle unmapped until address correct Zig Build #1059: Pull request #2382 opened by PhilippTakacs
7m 55s PhilippTakacs:invalid_end
PhilippTakacs:invalid_end
7m 55s
add block hook with instruction count Zig Build #1058: Pull request #2378 synchronize by PhilippTakacs
6m 19s PhilippTakacs:block_icount
PhilippTakacs:block_icount
6m 19s
add block hook with instruction count Zig Build #1057: Pull request #2378 synchronize by PhilippTakacs
10m 20s PhilippTakacs:block_icount
PhilippTakacs:block_icount
10m 20s
fix: zero-extend tricore ld.bu(#2348) Zig Build #1056: Pull request #2381 synchronize by Jvlegod
7m 18s Jvlegod:fix/tricore-ld-bu-preinc
Jvlegod:fix/tricore-ld-bu-preinc
7m 18s
fix: zero-extend tricore ld.bu(#2348) Zig Build #1055: Pull request #2381 opened by Jvlegod
8m 46s Jvlegod:fix/tricore-ld-bu-preinc
Jvlegod:fix/tricore-ld-bu-preinc
8m 46s