#
adpll
Here are 4 public repositories matching this topic...
All Digital Phase-Locked Loop (ADPLL)
-
Updated
Jan 16, 2024 - Verilog
An All-Digital PLL (UMC 180nm) with a 25th-order FIR digital loop filter whose coefficients are trained by an ANN — achieving 2.26 GHz output, 8 ns lock time, and 5.3 mW power.
machine-learning neural-network vlsi verilog-hdl cadence-virtuoso fir-filter adpll digital-loop-filter
-
Updated
Jul 8, 2026 - Jupyter Notebook
Improve this page
Add a description, image, and links to the adpll topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the adpll topic, visit your repo's landing page and select "manage topics."