There was an error while loading. Please reload this page.
1 parent 7dcfbef commit a1e6d30Copy full SHA for a1e6d30
1 file changed
examples/KernelBench/schedules/x86_64/element_wise/bf16.yaml
@@ -1,5 +1,6 @@
1
Pipeline:
2
+ # Element-wise is usually done at F32 precision anyway
3
- include: common.yaml{
- register_tile=32
4
+ register_tile=16
5
unroll_factor=16
6
}
0 commit comments